暗号資産でのお支払いに対応—お手持ちのコインで、本物のハードウェアをご購入いただけます。暗号資産で支払い、本物のハードウェアに使う。 $399以上のご注文で、世界中どこでも送料無料（保険付き）。無地・ノーブランドの外箱で、ドイツから発送いたします。$399以上で送料無料（保険付き）。 注文手続きを開始すると、レートは30分間ロックされます。レートは30分間ロック。 すべての商品は未開封で、シリアル番号を確認した上で、24か月保証が付いています。未開封、24か月保証。

ウォッチリスト ログイン
LORDWORLD USB Blaster V2 cable with 10-pin header and USB 2.0 connector

LORDWORLD

LORDWORLD USB Blaster V2 Download Cable 10-pin USB 2.0

SKU CH-571B-8D9W8

Connects a PC to Altera FPGA boards via 10-pin header for JTAG, AS and PS programming over USB 2.0

  • Connects PC to Altera FPGA via USB 2.0
  • 10-pin header delivers configuration data to target board
  • Supports JTAG, AS and PS programming modes
  • Works with most Altera FPGA and CPLD devices
  • Iterative downloads speed prototyping and production programming

FPGA programming cable for Altera devices

The LORDWORLD USB Blaster V2 connects a PC USB 2.0 port to a standard 10-pin header on an Altera FPGA or CPLD board. It transfers configuration data for iterative prototyping or production programming. The cable targets engineers and students working with Altera programmable logic.

USB 2.0 bandwidth and header constraint

The link runs at USB 2.0 speeds, which limits how fast configuration bitstreams can be streamed to the target. A 10-pin header is required on the board; devices with different pinouts or without a header cannot be connected directly.

Compact adapter for bench use

The cable body is a small dongle that plugs straight into a USB-A socket, leaving the 10-pin lead free for the target header. No external power supply is needed, drawing power from the host port. The short tether keeps the setup tidy on a crowded bench.

特長

  • Connects PC to Altera FPGA via USB 2.0
  • 10-pin header delivers configuration data to target board
  • Supports JTAG, AS and PS programming modes
  • Works with most Altera FPGA and CPLD devices
  • Iterative downloads speed prototyping and production programming

仕様

BrandLORDWORLD

この商品に関する質問

Should I choose the 10-pin version for my Altera FPGA board?

Yes, the cable terminates in a standard 10-pin header that matches the JTAG/AS/PS connector on most Altera FPGA and CPLD development boards.

What does USB 2.0 mean for programming speed on my target device?

The USB 2.0 link sets the host-to-cable bandwidth; actual configuration throughput is limited by the FPGA's JTAG TCK frequency and the selected download mode.

Does the USB 2.0 interface cap the JTAG clock rate I can use?

The USB 2.0 connection provides ample bandwidth; the practical JTAG clock ceiling is determined by the cable's internal logic and the target board's signal integrity, not the USB link.

同じ売り場の商品

よく比較されている商品

同じ売り場、同じレジ — 8種類のコインと30分間のレートロック。