Akceptujemy kryptowaluty — posiadane środki można więc wykorzystać na zakup prawdziwego sprzętu.Płatność kryptowalutą — realny sprzęt w zamian. Bezpłatna, ubezpieczona dostawa na całym świecie powyżej 399 $. Neutralne kartony, bez oznaczeń, wysyłane z Niemiec.Bezpłatna, ubezpieczona dostawa powyżej 399 $. Kurs zostaje zablokowany na 30 minut od otwarcia kasy.Kurs zablokowany na 30 minut. Każdy produkt jest fabrycznie zapieczętowany, jego numer seryjny jest sprawdzany, a całość objęta jest 24-miesięczną gwarancją.Zapieczętowane fabrycznie, 24 miesiące gwarancji.

Obserwowane produkty Zaloguj się
Two green circuit boards with gold edge connectors and black chips, no heat spreaders

OWC

OWC 32GB (2x16GB) DDR4 2933 PC4-23400 CL21 1Rx4 288-pin 1.2V ECC Registered RDIMM memory upgrade

SKU CH-337T-KM60M

Two 16 GB DDR4 2933 ECC registered DIMMs for Cisco UCS B200 M5, B480 M5, C220 M5, C240 M5 and C480 M5 servers

  • Capacity32GB (2 x 16GB)
  • Type288-Pin DDR4 ECC RDIMM
  • SpeedDDR4 2933 (PC4 23400)
  • CAS LatencyCL21
  • Voltage1.2V
  • ECCYes

Capacity 32GB (2 x 16GB)

Pokaż jeszcze 2 konfiguracji
  • ECC registered design protects data integrity in critical workloads
  • 32 GB kit (2 x 16 GB) doubles capacity for virtualisation and databases
  • DDR4 2933 MHz CL21 delivers high throughput at 1.2 V
  • Validated for Cisco UCS B200 M5, B480 M5, C220 M5, C240 M5, C480 M5
  • Backward compatible with 2133, 2400 and 2666 MHz systems

Compatible Cisco UCS servers

This 32 GB kit contains two 16 GB DDR4 2933 ECC registered DIMMs built for Cisco UCS B200 M5, B480 M5, C220 M5, C240 M5 and C480 M5 systems. It replaces Cisco part numbers HXMRX16G1RTH and UCSMRX16G1RTH. Standard desktop motherboards cannot use registered ECC modules, so this kit is not for consumer PCs.

Thermals and power

Each module runs at 1.2 V without a heat spreader, relying on server chassis airflow for cooling. Registered buffering adds minimal electrical load, and the CL21 latency at 2933 MT/s keeps power draw low during typical workloads. Backward compatibility with 2133, 2400 and 2666 MT/s lets the kit run cooler in slower configurations.

What the kit changes

Installing matched 1Rx4 pairs enables dual-channel operation and full ECC error correction for data integrity. The registered design prevents signal loading on the memory bus when populating multiple slots. JEDEC and RoHS compliance ensures the upgrade is warranty-safe for supported Cisco platforms.

Najważniejsze cechy

  • ECC registered design protects data integrity in critical workloads
  • 32 GB kit (2 x 16 GB) doubles capacity for virtualisation and databases
  • DDR4 2933 MHz CL21 delivers high throughput at 1.2 V
  • Validated for Cisco UCS B200 M5, B480 M5, C220 M5, C240 M5, C480 M5
  • Backward compatible with 2133, 2400 and 2666 MHz systems

Specyfikacja

BrandOWC
Part Number2R9D41R4032P
Capacity32GB (2 x 16GB)
Type288-Pin DDR4 ECC RDIMM
SpeedDDR4 2933 (PC4 23400)
CAS LatencyCL21
Voltage1.2V
ECCYes
Buffered/RegisteredRegistered
Rank1Rx4
Heat SpreaderNo
Compatible SystemCisco UCS B200 M5
Cisco UCS B480 M5
Cisco UCS C220 M5
Cisco UCS C240 M5
Cisco UCS C480 M5

Inne wersje tego modelu

Jeszcze 5 w tej samej serii

Ta sama rodzina, inna pamięć, inne chłodzenie lub taktowanie — proszę porównać przed decyzją.

Pytania dotyczące tego produktu

How do I install the 288-pin ECC Registered DIMMs in a Cisco UCS C220 M5 without mixing them with unbuffered modules?

Power down the server, open the chassis, locate the DDR4 slots, and insert each 16 GB module firmly until the retention clips click; the registered design and 1.2 V operation mean they must not share a channel with unbuffered or load-reduced DIMMs.

What maintenance or replacement will the 1Rx4 registered modules need over their service life?

No routine maintenance is required; the modules carry a limited lifetime warranty with advanced replacement, so a failed stick is swapped rather than repaired.

At what point does the CL21 latency at 2933 MT/s become the limiting factor during sustained workloads?

The CAS 21 timing at 2933 MT/s sets the baseline access latency; under continuous heavy traffic the memory controller waits for each column strobe, making latency the first bottleneck before bandwidth saturates.

Także w tym dziale

Klienci porównywali też te produkty

Ten sam dział, ta sama kasa — osiem kryptowalut i 30-minutowa blokada kursu.