暗号資産でのお支払いに対応—お手持ちのコインで、本物のハードウェアをご購入いただけます。暗号資産で支払い、本物のハードウェアに使う。 $399以上のご注文で、世界中どこでも送料無料（保険付き）。無地・ノーブランドの外箱で、ドイツから発送いたします。$399以上で送料無料（保険付き）。 注文手続きを開始すると、レートは30分間ロックされます。レートは30分間ロック。 すべての商品は未開封で、シリアル番号を確認した上で、24か月保証が付いています。未開封、24か月保証。

ウォッチリスト ログイン
Black metal DIY case kit with 128MB motherboard V2.9 and USB hub V2.1

YINGHUA

YINGHUA 128MB Motherboard V2.9 USB Hub V2.1 DIY Metal Case Kit Black

SKU CH-Q8F7-PC3Q1

A 128 MB FPGA expansion kit with USB 2.1 hub, IO board and metal case for Terasic DE10-Nano Mister systems

  • CPU TypeIntel Atom
  • 128MB SDRAM enables large MiSTer cores
  • V2.9 motherboard revision for DE10-Nano compatibility
  • USB Hub V2.1 adds upstream micro-USB and 5V DC power
  • DIY metal case kit provides sturdy black enclosure
  • IO board adds VGA, 3.5mm audio, buttons, LEDs and fan header

Kit Contents

This kit bundles a Mister FPGA 128MB Motherboard V2.9, a USB Hub V2.1 based on the FE 2.1 chip, and a DIY metal case. It is designed for builders assembling a MiSTer system around a Terasic DE10-Nano board.

Expansion Features

The IO board adds VGA output, a 3.5 mm audio jack with TOSLink, three buttons, three status LEDs, a secondary SD card slot, a cooling fan, and an expansion connector using a USB 3.0 form factor. The USB hub provides extra ports and an upstream micro-USB connection with 5V DC input.

Target Platform

This hardware is made exclusively for the Terasic DE10-Nano SoC and the MiSTer FPGA platform. It will not function as a general-purpose server motherboard or fit other development boards.

特長

  • 128MB SDRAM enables large MiSTer cores
  • V2.9 motherboard revision for DE10-Nano compatibility
  • USB Hub V2.1 adds upstream micro-USB and 5V DC power
  • DIY metal case kit provides sturdy black enclosure
  • IO board adds VGA, 3.5mm audio, buttons, LEDs and fan header

仕様

CPU TypeIntel Atom

この商品に関する質問

How do I install the USB Hub V2.1 board without extra wires?

The upstream micro-USB port on the hub bridges directly to the DE10-Nano SoC board, so no additional cables are required for the connection.

What maintenance will the IO board fan need over time?

The fan cools the FPGA and should be cleaned periodically to prevent dust build-up that reduces airflow and cooling efficiency.

What is the first limit I will hit during sustained FPGA workloads?

Thermal limits on the FPGA appear first; the included fan on the IO board is intended to keep temperatures in check during extended use.

同じ売り場の商品

よく比較されている商品

同じ売り場、同じレジ — 8種類のコインと30分間のレートロック。