我們接受加密貨幣付款 — 讓您持有的幣種也能買到真正的硬體設備。以加密貨幣付款,直接購入真正的硬體設備。 全球訂單滿 US$399,即享免費保險運送。簡約外箱,不印任何品牌標誌,從德國出貨。訂單滿 US$399,即享免費保險運送。 結帳一開始,您的匯率即鎖定 30 分鐘。匯率鎖定 30 分鐘。 每件商品皆原廠密封、序號經過核對,並享有 24 個月保固。原廠密封,保固 24 個月。

追蹤清單 登入

YINGHUA

YINGHUA 128MB Motherboard V2.9 USB Hub V2.1 DIY Metal Case Kit Black

SKU CH-Q8F7-PC3Q1

A 128 MB FPGA expansion kit with USB 2.1 hub, IO board and metal case for Terasic DE10-Nano Mister systems

  • CPU TypeIntel Atom
  • 128MB SDRAM enables large MiSTer cores
  • V2.9 motherboard revision for DE10-Nano compatibility
  • USB Hub V2.1 adds upstream micro-USB and 5V DC power
  • DIY metal case kit provides sturdy black enclosure
  • IO board adds VGA, 3.5mm audio, buttons, LEDs and fan header

Kit Contents

This kit bundles a Mister FPGA 128MB Motherboard V2.9, a USB Hub V2.1 based on the FE 2.1 chip, and a DIY metal case. It is designed for builders assembling a MiSTer system around a Terasic DE10-Nano board.

Expansion Features

The IO board adds VGA output, a 3.5 mm audio jack with TOSLink, three buttons, three status LEDs, a secondary SD card slot, a cooling fan, and an expansion connector using a USB 3.0 form factor. The USB hub provides extra ports and an upstream micro-USB connection with 5V DC input.

Target Platform

This hardware is made exclusively for the Terasic DE10-Nano SoC and the MiSTer FPGA platform. It will not function as a general-purpose server motherboard or fit other development boards.

商品特色

  • 128MB SDRAM enables large MiSTer cores
  • V2.9 motherboard revision for DE10-Nano compatibility
  • USB Hub V2.1 adds upstream micro-USB and 5V DC power
  • DIY metal case kit provides sturdy black enclosure
  • IO board adds VGA, 3.5mm audio, buttons, LEDs and fan header

商品規格

CPU TypeIntel Atom

商品問答

How do I install the USB Hub V2.1 board without extra wires?

The upstream micro-USB port on the hub bridges directly to the DE10-Nano SoC board, so no additional cables are required for the connection.

What maintenance will the IO board fan need over time?

The fan cools the FPGA and should be cleaned periodically to prevent dust build-up that reduces airflow and cooling efficiency.

What is the first limit I will hit during sustained FPGA workloads?

Thermal limits on the FPGA appear first; the included fan on the IO board is intended to keep temperatures in check during extended use.

同類商品

顧客也比較過

同一分類,同一套結帳流程 — 支援八種加密貨幣,匯率鎖定 30 分鐘。