我們接受加密貨幣付款 — 讓您持有的幣種也能買到真正的硬體設備。以加密貨幣付款,直接購入真正的硬體設備。 全球訂單滿 US$399,即享免費保險運送。簡約外箱,不印任何品牌標誌,從德國出貨。訂單滿 US$399,即享免費保險運送。 結帳一開始,您的匯率即鎖定 30 分鐘。匯率鎖定 30 分鐘。 每件商品皆原廠密封、序號經過核對,並享有 24 個月保固。原廠密封,保固 24 個月。

追蹤清單 登入

Zeroplus

Zeroplus LAP-C 16064 16-channel logic analyzer

SKU CH-WHXR-874CM

A 16-channel logic analyzer capturing digital signals up to 200 MHz with 136-plus free protocol decoders and adjustable trigger counts up to 65535

  • TypeEngineering Development Tools
  • Approvals/StandardsFCC / CE / WEEE / RoHS / REACH
  • Core ArchitecturePower
  • Core Sub-ArchitecturePIC
  • Size/Dimensions4 Inches * 5 Inches * 1 Inch
  • MaterialPlastic
  • Visualize 16 digital signals simultaneously
  • Capture complex events with 1 Mbit memory expandable to 16 Mbits
  • Flexible triggering via pattern and edge conditions with up to 65535 counts
  • Sample internally from 100 Hz to 200 MHz or externally up to 75 MHz
  • Certified FCC, CE, WEEE, RoHS, REACH and USB-powered at DC 5V

16-channel logic analyzer for digital debugging

The Zeroplus LAP-C 16064 is a USB-powered engineering development tool that captures 16 digital signals simultaneously. It targets hardware engineers and firmware developers who need to verify timing, decode protocols and troubleshoot embedded interfaces on the bench. The compact plastic enclosure measures four by five by one inches and operates from a single 5 V supply.

Thermals noise and power in typical use

The unit draws 500 mA at 5 V over USB with no external adapter required. Operating temperature spans 41 °F to 158 °F, so it remains stable during long capture sessions in a lab or field environment. No active cooling is present, so acoustic noise is effectively zero while the analyser is connected to a host PC.

Bundled software and protocol library

Over 136 free protocol decoders ship with the Windows software, covering common serial, memory and bus standards without extra licences. Trigger options include pattern and edge modes with post-trigger counts adjustable from 1 to 65,535. Internal sample memory is 1 Mbit, expandable to 16 Mbits through data compression for longer acquisitions.

商品特色

  • Visualize 16 digital signals simultaneously
  • Capture complex events with 1 Mbit memory expandable to 16 Mbits
  • Flexible triggering via pattern and edge conditions with up to 65535 counts
  • Sample internally from 100 Hz to 200 MHz or externally up to 75 MHz
  • Certified FCC, CE, WEEE, RoHS, REACH and USB-powered at DC 5V

商品規格

BrandZeroplus Tech
ModelZeroplus LAP-C
Part NumberFM00000118
TypeEngineering Development Tools
Approvals/StandardsFCC / CE / WEEE / RoHS / REACH
Core ArchitecturePower
Core Sub-ArchitecturePIC
Size/Dimensions4 Inches * 5 Inches * 1 Inch
MaterialPlastic
Voltage Rating ACDC 5V
Voltage Rating DCDC 5V
Operating Temperature Min41°F
Operating Temperature Max158°F
ApplicationPC Peripherals
FeaturesQuickly and clearly visualize 16 digital signals

商品問答

How do I install the LAP-C 16064 and what step is often missed?

Connect the USB cable to supply DC 5 V at 500 mA, install the Windows software, then attach the 16-channel probe pod; the step often missed is setting the input threshold between −6 V and +6 V to match the target logic family before capturing.

What maintenance or replacement will the LAP-C 16064 need later?

No scheduled maintenance is required; the probe tips and grabber clips are the only consumable parts and should be replaced if they become worn or damaged during regular use.

What limit appears first during sustained high-speed capture on the LAP-C 16064?

The 1 Mbit internal memory fills first at the maximum 200 MHz internal sampling rate; enabling data compression can extend the effective buffer up to 16 Mbits for longer acquisitions.

同類商品

顧客也比較過

同一分類,同一套結帳流程 — 支援八種加密貨幣,匯率鎖定 30 分鐘。